

# SOP



Un-Signed  
0 → 255  
10001011  
2<sup>7</sup> + 2<sup>6</sup> + 2<sup>2</sup> + 2<sup>1</sup> = 139<sub>10</sub>

Signed  
-128 → 127  
00010100  
2<sup>7</sup> + 2<sup>2</sup> = 20<sub>10</sub>


1's complement: flip all bits  
0111 → 1000  
2's complement: flip all bits then add 1  
0111 → 1001

# Boolean Algebra




$x \cdot (y+z) = x \cdot y + x \cdot z \leftrightarrow x + y \cdot z = (x+y) \cdot (x+z)$   
 $x \cdot x = x \leftrightarrow x \cdot (x+y) = x \rightarrow$  Absorption  
 $x \cdot y + x \cdot \bar{y} = x \leftrightarrow (x+y) \cdot (x+\bar{y}) = x \rightarrow$  Combining  
 $x \cdot \bar{y} = \bar{y} + \bar{x} \leftrightarrow \bar{x} + y = \bar{x} \cdot \bar{y} \rightarrow$  DeMorgan's Theorem  
 $x + x \cdot y = x \leftrightarrow x \cdot (\bar{x} + y) = x \cdot y \rightarrow$  Consensus

SOP = POS  
pos: (...)(...)  
sop: (...)+(...)


## Q1



# Counter Stuff



## Q2 Steps for VHDL




## Q3 State Table

Present	Next state	Output
$x, y_0$	$w=0, y_1, y_0$ / $w=1, y_1, y_0$	$z$
A 00	A 00 / B 0 1	0
B 01	A 00 / C 1 0	0
C 10	A 00 / C 1 0	1
D 11	/ 0 / 0 0	0

No actual values since No '0' var in VHDL

## Q3 FSM




## 4 EPROM Table


Address $w, y_1, y_0$	$d_3$	$d_2(z)$	$d_1(y_1)$	$d_0(y_0)$
000	/	0	0	0
001	/	0	0	0
010	/	0	0	0
011	/	X	X	X
100	/	0	0	1
101	/	0	1	0
110	/	1	1	0
111	/	X	X	X

$z = y_1 \bar{y}_0$


## 5 Schematic



## 6 K-maps





## 7 D flip-flops




## Excitation tables

$0_n$	$0_n + 1$	T
0	0	0
0	1	1
1	0	1
1	1	0

Truth table  
T out  
0  $0_n$   $N_c$   
1  $0_n$  Toggle




Shezza + Legend



**logic EQ's**




Present  $X=0$  Next  $X=1$

$Y_2$	$Y_1$	$Y_2$	$Y_1$	$0$	$1$
A	0	A	0	C	1
B	0	C	1	A	0
C	1	D	1	B	0
D	1	B	0	D	1



given state #1's from Q

B	A	A	C	D	D	D	B	A	A
1	0	1	0	1	1	0	1	0	1
0	0	1	1	1	1	0	0	0	1



Logic function	Logic symbol	Truth table	Boolean expression															
Buffer		<table border="1"><tr><td>A</td><td>Y</td></tr><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	A	Y	0	0	1	1	$Y = A$									
A	Y																	
0	0																	
1	1																	
Inverter (NOT gate)		<table border="1"><tr><td>A</td><td>Y</td></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	Y	0	1	1	0	$Y = \bar{A}$									
A	Y																	
0	1																	
1	0																	
2-input AND gate		<table border="1"><tr><td>A</td><td>B</td><td>Y</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	0	0	1	0	1	0	0	1	1	1	$Y = A \cdot B$
A	B	Y																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
2-input OR gate		<table border="1"><tr><td>A</td><td>B</td><td>Y</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	1	$Y = A + B$
A	B	Y																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
2-input XOR gate		<table border="1"><tr><td>A</td><td>B</td><td>Y</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	0	$Y = A \oplus B$
A	B	Y																
0	0	0																
0	1	1																
1	0	1																
1	1	0																
2-input XNOR gate		<table border="1"><tr><td>A</td><td>B</td><td>Y</td></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	1	$Y = \overline{A \oplus B}$
A	B	Y																
0	0	1																
0	1	0																
1	0	0																
1	1	1																




Control Unit

SW	DC	ACCA	C	Mf(s)
1010	1001	1001	0	1001
1010	1010	1001	1	1001
1010	1010	0001	0	1001
1010	1001	1001	0	1001

Operations:  
 ADDA:  $[ACCA] = [ACCA] + [SW]$   
 ANDA:  $[ACCA] = [ACCA] \text{ AND } [SW]$   
 SHP:  $PC \leftarrow M(C)$   
 SNC:  $[ACCA] = [ACCA] + 1$   
 ROLA:  $[ACCA] \leftarrow [ACCA] \ll 1$   
 RORA:  $[ACCA] \leftarrow [ACCA] \gg 1$

**Instruction Set**

Mnemonics	Description	Opcode
LDRI	Load R1 from input; R1=INPUT	0
LDRC	Load RC from input; RC= INPUT	1
<b>Arithmetic Operations:</b>		
ADDA	Add R1 to Acc; Acc= Acc + R1	2
SUBA	Sub R1 from Acc; Acc= ACC-R1	3
INCA	Increment Acc; Acc=Acc + 1	4
DECA	Dec Acc; Acc= Acc - 1	5
DEC-RC	Dec RC; RC= RC - 1	6
<b>Logic Operations</b>		
ANDA	And Acc with R1; Acc=Acc&R1	7
ORA	Or Acc with R1; Acc= Acc   R1	8
XORA	XOR Acc with R1; Acc=Acc XOR R1	9
NANDA	Invert Acc; Acc= Acc NAND R1	A
SLA	Shift Left Acc; Acc=Acc*2	B
SRA	Shift Right Acc; Acc= Acc/2	C
<b>Control flow</b>		
BNEQZ	branch to start if RC !=0; goto state	D



**Half Adder:**

X	Y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

**Full adder:**

Cin	I1	I2	Co	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

